[IEEE 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC) - Macao, Macao (2016.1.25-2016.1.28)] 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC) - Sub-threshold VLSI logic family exploiting unbalanced pull-up/down network, logical effort and inverse-narrow-width techniques

The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.

The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.

Note: Make sure you have linked your account to Z-Library Telegram bot.

The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.

Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.