An Efficient Decoder Architecture for Nonbinary LDPC Codes...

  • Main
  • 2016
  • An Efficient Decoder Architecture for Nonbinary LDPC Codes...

An Efficient Decoder Architecture for Nonbinary LDPC Codes with Extended Min-Sum Algorithm

LIN, CHIA-LUNG, Tu, Shu-Wen, Chen, Chih-Lung, Chang, Hsie-Chia, Lee, Chen-Yi
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2016
Language:
english
Journal:
IEEE Transactions on Circuits and Systems II: Express Briefs
DOI:
10.1109/tcsii.2016.2534820
File:
PDF, 403 KB
english, 2016
Conversion to is in progress
Conversion to is failed