![](/img/cover-not-exists.png)
High Speed Implementation of a SHA-3 Core on Virtex-5 and Virtex-6 FPGAs
Rao, Muzaffar, Newe, Thomas, Grout, Ian, Mathur, AvijitLanguage:
english
Journal:
Journal of Circuits, Systems and Computers
DOI:
10.1142/S0218126616500699
Date:
March, 2016
File:
PDF, 384 KB
english, 2016