[IEEE 2014 IEEE Asia Pacific Conference on Circuits and...

  • Main
  • [IEEE 2014 IEEE Asia Pacific Conference...

[IEEE 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) - Ishigaki, Japan (2014.11.17-2014.11.20)] 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) - A floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting FPGA designs

Fujiwara, Koichi, Abe, Shinya, Kawamura, Kazushi, Yanagisawa, Masao, Togawa, Nozomu
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2014
Language:
english
DOI:
10.1109/apccas.2014.7032765
File:
PDF, 178 KB
english, 2014
Conversion to is in progress
Conversion to is failed