An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift...

  • Main
  • 2016
  • An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift...

An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift Technique

Tsai, Tsung-Han, Tai, Hung-Yen, Tsai, Pao-Yang, Tsai, Cheng-Hsueh, Chen, Hsin-Shu
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2016
Language:
english
Journal:
IEEE Transactions on Circuits and Systems I: Regular Papers
DOI:
10.1109/TCSI.2016.2529278
File:
PDF, 4.04 MB
english, 2016
Conversion to is in progress
Conversion to is failed