![](/img/cover-not-exists.png)
[IEEE 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS) - Combiatore, India (2014.3.6-2014.3.8)] 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS) - Designing energy efficient logic gates with Hetero junction Tunnel fets at 20nm
Vallabhaneni, Harshita, Japa, Aditya, Shaik, Sadulla, Rama Krishna, K. Sri, Vaddi, RameshYear:
2014
Language:
english
DOI:
10.1109/icdcsyst.2014.6926177
File:
PDF, 902 KB
english, 2014