![](/img/cover-not-exists.png)
Erratum: optimizing latency in Xilinx FPGA implementations of the GBT
Muschter, S, Baron, S, Bohm, C, Cachemiche, J.-P, Soos, CVolume:
6
Journal:
Journal of Instrumentation
DOI:
10.1088/1748-0221/6/05/e05001
Date:
May, 2011
File:
PDF, 43 KB
2011