![](/img/cover-not-exists.png)
Loop profiling tool for HPC code inspection as an efficient method of FPGA based acceleration
Pietroń, Marcin, Russek, Paweł, Wiatr, KazimierzVolume:
20
Language:
english
Journal:
International Journal of Applied Mathematics and Computer Science
DOI:
10.2478/v10006-010-0043-1
Date:
January, 2010
File:
PDF, 244 KB
english, 2010