[IEEE 2015 Symposium on VLSI Circuits - Kyoto, Japan...

  • Main
  • [IEEE 2015 Symposium on VLSI Circuits -...

[IEEE 2015 Symposium on VLSI Circuits - Kyoto, Japan (2015.6.17-2015.6.19)] 2015 Symposium on VLSI Circuits (VLSI Circuits) - A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 SRAM cells, optimized for low power, high performance and high density SoC products

Jan, C.-H., Al-amoody, F., Chang, H.-Y., Chang, T., Chen, Y.-W., Dias, N., Hafez, W., Ingerly, D., Jang, M., Karl, E., Shi, S. K.-Y., Komeyli, K., Kilambi, H., Kumar, A., Byon, K., Lee, C.-G., Lee, J.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2015
Language:
english
DOI:
10.1109/vlsic.2015.7231380
File:
PDF, 930 KB
english, 2015
Conversion to is in progress
Conversion to is failed