![](/img/cover-not-exists.png)
SET/RESET Cycling-Induced Trap Creation and SET-Disturb Failure Time Degradation in a Resistive-Switching Memory
Chung, Yueh-Ting, Su, Po-Cheng, Lin, Wen-Jie, Chen, Min-Cheng, Wang, TahuiVolume:
63
Language:
english
Journal:
IEEE Transactions on Electron Devices
DOI:
10.1109/ted.2016.2555333
Date:
June, 2016
File:
PDF, 2.92 MB
english, 2016