![](/img/cover-not-exists.png)
A Formal Approach to the Verification of Networks on Chip
Borrione, Dominique, Helmy, Amr, Pierre, Laurence, Schmaltz, JulienVolume:
2009
Language:
english
Journal:
EURASIP Journal on Embedded Systems
DOI:
10.1155/2009/548324
Date:
December, 2008
File:
PDF, 601 KB
english, 2008