![](/img/cover-not-exists.png)
VHDL Simulation: A Flexible Approach to Verification and Performance Analysis of Communication Protocols
Baldi, Mario, Macii, Alberto, Macii, Enrico, Poncino, MassimoVolume:
42
Language:
english
Journal:
Systems Analysis Modelling Simulation
DOI:
10.1080/716067196
Date:
January, 2002
File:
PDF, 283 KB
english, 2002