VHDL Simulation: A Flexible Approach to Verification and...

VHDL Simulation: A Flexible Approach to Verification and Performance Analysis of Communication Protocols

Baldi, Mario, Macii, Alberto, Macii, Enrico, Poncino, Massimo
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
42
Language:
english
Journal:
Systems Analysis Modelling Simulation
DOI:
10.1080/716067196
Date:
January, 2002
File:
PDF, 283 KB
english, 2002
Conversion to is in progress
Conversion to is failed