Tunneling current in gate dielectric stack in sub-45 nanometer CMOS devices
Hitender Kumar Tyagi, B. Prasad, P. J. GeorgeVolume:
6
Year:
2009
Language:
english
Pages:
3
DOI:
10.1002/pssc.200982579
File:
PDF, 209 KB
english, 2009