SPIE Proceedings [SPIE SPIE Advanced Lithography - San...

  • Main
  • SPIE Proceedings [SPIE SPIE Advanced...

SPIE Proceedings [SPIE SPIE Advanced Lithography - San Jose, California, USA (Sunday 24 February 2008)] Design for Manufacturability through Design-Process Integration II - Microprocessor chip timing analysis using extraction of simulated silicon-calibrated contours

Yanagihara, Toshiaki, Singh, Vivek K., Rieger, Michael L., Hamamoto, Takeshi, Sato, Koya, Okamura, Atsushi, Matsunaga, Toshiyuki, Kobayashi, Naohiro, Maekawa, Tatsuya, Verghese, Nishath, Condella, Jac
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
6925
Year:
2008
Language:
english
DOI:
10.1117/12.773013
File:
PDF, 457 KB
english, 2008
Conversion to is in progress
Conversion to is failed