High speed, low power 100 MS/s front end track-and-hold...

International Journal of High Performance Systems Architecture 2009 Vol. 2; Iss. 1

High speed, low power 100 MS/s front end track-and-hold amplifier for ten-bit pipelined ADC

Meganathan, D., Perinbam, Raja Paul, Deepalakshmi, R.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
2
Year:
2009
Language:
english
Journal:
International Journal of High Performance Systems Architecture
DOI:
10.1504/ijhpsa.2009.030094
File:
PDF, 452 KB
english, 2009
Conversion to is in progress
Conversion to is failed