![](/img/cover-not-exists.png)
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS
Brenna, Stefano, Bonfanti, Andrea, Lacaita, Andrea LeonardoVolume:
89
Language:
english
Journal:
Analog Integrated Circuits and Signal Processing
DOI:
10.1007/s10470-016-0837-7
Date:
November, 2016
File:
PDF, 3.08 MB
english, 2016