FPGA Realization of Low Register Systolic...

  • Main
  • 2016
  • FPGA Realization of Low Register Systolic...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2016

FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over GF(2m) and Their Applications in Trinomial Multipliers

Chen, Pingxiuqi, Basha, Shaik Nazeem, Mozaffari-Kermani, Mehran, Azarderakhsh, Reza, Xie, Jiafeng
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2016
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2016.2600568
File:
PDF, 2.86 MB
english, 2016
Conversion to is in progress
Conversion to is failed