Ultra-low power pass-transistor-logic-based delay line...

Ultra-low power pass-transistor-logic-based delay line design for sub-threshold applications

Tadros, R.N., Dasari, N., Beerel, P.A.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
52
Language:
english
Journal:
Electronics Letters
DOI:
10.1049/el.2016.3240
Date:
November, 2016
File:
PDF, 173 KB
english, 2016
Conversion to is in progress
Conversion to is failed