![](/img/cover-not-exists.png)
A novel technique for technology-scalable STT-RAM based L1 instruction cache
Kong, JoonhoVolume:
13
Year:
2016
Language:
english
Journal:
IEICE Electronics Express
DOI:
10.1587/elex.13.20160220
File:
PDF, 421 KB
english, 2016