![](/img/cover-not-exists.png)
[IEEE 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) - Chennai, India (2016.3.3-2016.3.5)] 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) - Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET technology
Niranjan, Neeraj Kumar, Singh, Rajendra Bahadur, Rizvi, Navaid Z.Year:
2016
Language:
english
DOI:
10.1109/iceeot.2016.7755523
File:
PDF, 1.24 MB
english, 2016