![](/img/cover-not-exists.png)
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
Kumar, Raushan, Roy, Sahadev, Bhunia, C.T.Volume:
62
Language:
english
Journal:
International Journal of Electronics and Telecommunications
DOI:
10.1515/eletel-2016-0045
Date:
January, 2016
File:
PDF, 1.24 MB
english, 2016