![](/img/cover-not-exists.png)
[IEEE 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) - Hong Kong, Hong Kong (2016.8.3-2016.8.5)] 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) - Improved reliability of high-voltage VDMOS with reduced mask layers through optimized edge termination (Device reliability)
Yeh, Jen-Hao, Tu, Yi-Rong, Tseng, Wan-Wen, Chuaug, Ming-Nan, Cheng, Pi-Feng, Chou, Chiung-Feng, Huang, Chih-FangYear:
2016
DOI:
10.1109/EDSSC.2016.7785268
File:
PDF, 1018 KB
2016