[IEEE 2016 Conference on Design and Architectures for...

  • Main
  • [IEEE 2016 Conference on Design and...

[IEEE 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Rennes, France (2016.10.12-2016.10.14)] 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Hardware architecture for lowering the error floor of LTE turbo codes

Tonnellier, Thibaud, Leroux, Camille, Le Gal, Bertrand, Jego, Christophe, Gadat, Benjamin, Van Wambeke, Nicolas
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2016
Language:
english
DOI:
10.1109/dasip.2016.7853805
File:
PDF, 307 KB
english, 2016
Conversion to is in progress
Conversion to is failed