![](/img/cover-not-exists.png)
[IEEE 2016 2nd International Conference of Signal Processing and Intelligent Systems (ICSPIS) - Tehran, Iran (2016.12.14-2016.12.15)] 2016 2nd International Conference of Signal Processing and Intelligent Systems (ICSPIS) - FPGA-based convolutional neural network accelerator design using high level synthesize
Ghaffari, Sina, Sharifian, SaeedYear:
2016
Language:
english
DOI:
10.1109/ICSPIS.2016.7869873
File:
PDF, 273 KB
english, 2016