![](/img/cover-not-exists.png)
[IEEE 2017 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2017.2.5-2017.2.9)] 2017 IEEE International Solid-State Circuits Conference (ISSCC) - 29.5 12Gb/s over four balanced lines utilizing NRZ braid clock signaling with 100% data payload and spread transition scheme for 8K UHD intra-panel interfaces
Lee, Yeonho, Choi, Yoonjae, Bae, Sang-Geun, Jun, Jaehun, Song, Junyoung, Hwang, Sewook, Kim, ChulwooYear:
2017
Language:
english
DOI:
10.1109/ISSCC.2017.7870475
File:
PDF, 919 KB
english, 2017