Exploiting Bounds Optimization for the Semi-formal Verification of Analog Circuits
Lahiouel, Ons, Aridhi, Henda, Zaki, Mohamed H., Tahar, SofièneLanguage:
english
Journal:
Integration, the VLSI Journal
DOI:
10.1016/j.vlsi.2017.06.008
Date:
June, 2017
File:
PDF, 1.25 MB
english, 2017