Fractional-N DPLL-Based Low-Power Clocking Architecture for...

  • Main
  • 2017
  • Fractional-N DPLL-Based Low-Power Clocking Architecture for...

Fractional-N DPLL-Based Low-Power Clocking Architecture for 1-14 Gb/s Multi-Standard Transmitter

Hossain, Masum, El-Halwagy, Waleed, Hossain, AKM Delwar, Aurangozeb,
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2017
Language:
english
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/JSSC.2017.2715160
File:
PDF, 7.13 MB
english, 2017
Conversion to is in progress
Conversion to is failed