![](/img/cover-not-exists.png)
10G bit ethernet phy implementation in FPGA based systems
Bradáč, Z., Valach, S.Volume:
39
Language:
english
Journal:
IFAC Proceedings Volumes
DOI:
10.1016/s1474-6670(17)30224-0
Date:
February, 2006
File:
PDF, 5.52 MB
english, 2006