![](/img/cover-not-exists.png)
Numerical Investigation of High-Voltage Partial Buried P/N-Layer SOI LDMOS
Hu, Yue, Gong, Yanfei, Liu, Huazhen, Xu, Qianqian, Zhao, Wen-Sheng, Wang, Jing, Wang, Ying, Wang, GaofengYear:
2017
Language:
english
Journal:
IEEE Transactions on Electron Devices
DOI:
10.1109/TED.2017.2724921
File:
PDF, 2.47 MB
english, 2017