A Computationally Efficient Reconfigurable Constant...

  • Main
  • 2017
  • A Computationally Efficient Reconfigurable Constant...

A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm

Hatai, Indranil, Chakrabarti, Indrajit, Banerjee, Swapna
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2017
Language:
english
Journal:
IEEE Transactions on Circuits and Systems I: Regular Papers
DOI:
10.1109/TCSI.2017.2719053
File:
PDF, 2.75 MB
english, 2017
Conversion to is in progress
Conversion to is failed