[IEEE 2017 Symposium on VLSI Technology - Kyoto, Japan...

  • Main
  • [IEEE 2017 Symposium on VLSI Technology...

[IEEE 2017 Symposium on VLSI Technology - Kyoto, Japan (2017.6.5-2017.6.8)] 2017 Symposium on VLSI Technology - First demonstration of ∼3500 cm 2 /V-s electron mobility and sufficient BTI reliability (max Vov up to 0.6V) In0.53Ga0.47As nFET using an IL/LaSiOx/HfO2 gate stack

Sioncke, S., Franco, J., Vais, A., Putcha, V., Nyns, L., Sibaja-Hernandez, A., Rooyackers, R., Ardila, S. Calderon, Spampinato, V., Franquet, A., Maes, J. W., Xie, Q., Givens, M., Tang, F., Jiang, X.,
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2017
Language:
english
DOI:
10.23919/VLSIT.2017.7998192
File:
PDF, 432 KB
english, 2017
Conversion to is in progress
Conversion to is failed