High-Speed Low-Power Flash ADC Architecture Using...

  • Main
  • 2017 / 9
  • High-Speed Low-Power Flash ADC Architecture Using...
Circuits, Systems, and Signal Processing 2017 / 9

High-Speed Low-Power Flash ADC Architecture Using Switched-Capacitor Positive Feedback Comparator and Parallel Single-Gate Encoder

Abdel-Hafeez, Saleh, Shatnawi, Ali
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Language:
english
Journal:
Circuits, Systems, and Signal Processing
DOI:
10.1007/s00034-017-0673-8
Date:
September, 2017
File:
PDF, 3.02 MB
english, 2017
Conversion to is in progress
Conversion to is failed