![](/img/cover-not-exists.png)
Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization
Tomar, Geetam Singh, George, Marcus LloydeLanguage:
english
Journal:
Wireless Personal Communications
DOI:
10.1007/s11277-017-5028-z
Date:
October, 2017
File:
PDF, 635 KB
english, 2017