![](/img/cover-not-exists.png)
[IEEE 2017 IEEE International Symposium on Circuits and Systems (ISCAS) - Baltimore, MD, USA (2017.5.28-2017.5.31)] 2017 IEEE International Symposium on Circuits and Systems (ISCAS) - A two-stage variation-aware task mapping scheme for fault-tolerant multi-core Network-on-Chips
Zhang, Lei, Yang, Jianxun, Xue, Chengbo, Ma, Yue, Cao, ShanYear:
2017
Language:
english
DOI:
10.1109/ISCAS.2017.8050632
File:
PDF, 337 KB
english, 2017