Real-time FPGA design for the L0-trigger of the RICH...

Real-time FPGA design for the L0-trigger of the RICH detector of the NA62 experiment at CERN SPS

Barbanera, M., Gonnella, F.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
12
Language:
english
Journal:
Journal of Instrumentation
DOI:
10.1088/1748-0221/12/01/C01023
Date:
January, 2017
File:
PDF, 2.25 MB
english, 2017
Conversion to is in progress
Conversion to is failed