Power efficient synchronous counter design
Katreepalli, Raghava, Haniotakis, ThemistoklisLanguage:
english
Journal:
Computers & Electrical Engineering
DOI:
10.1016/j.compeleceng.2018.01.001
Date:
January, 2018
File:
PDF, 3.87 MB
english, 2018