![](/img/cover-not-exists.png)
Modeling the Arithmetic Decomposition of DA-LUT Block for Heterogeneous FPGA Structures
Staworko, Michał, Rawski, MariuszVolume:
58
Language:
english
Journal:
International Journal of Electronics and Telecommunications
DOI:
10.2478/v10177-012-0046-y
Date:
January, 2012
File:
PDF, 313 KB
english, 2012