[IEEE 2017 Symposium on VLSI Circuits - Kyoto, Japan (2017.6.5-2017.6.8)] 2017 Symposium on VLSI Circuits - An 18-bit 2MS/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with −107dB THD at 100kHz

The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.

The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.

Note: Make sure you have linked your account to Z-Library Telegram bot.

The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.

Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.