Design of an On-Silicon-Interposer Passive Equalizer for...

  • Main
  • 2018
  • Design of an On-Silicon-Interposer Passive Equalizer for...

Design of an On-Silicon-Interposer Passive Equalizer for Next Generation High Bandwidth Memory With Data Rate Up To 8 Gb/s

Jeon, Yeseul, Kim, Heegon, Kim, Joungho, Je, Minkyu
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2018
Language:
english
Journal:
IEEE Transactions on Circuits and Systems I: Regular Papers
DOI:
10.1109/TCSI.2017.2783762
File:
PDF, 7.70 MB
english, 2018
Conversion to is in progress
Conversion to is failed