Design optimisation of self-powered gate driver for...

Design optimisation of self-powered gate driver for ultra-fast DC solid-state circuit breakers using SiC JFETs

He, Dong, Xiong, Zhijie, Lei, Zhiqi, Shuai, Zhikang, Shen, Zheng John, Wang, Jun
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
10
Language:
english
Journal:
IET Power Electronics
DOI:
10.1049/iet-pel.2017.0283
Date:
December, 2017
File:
PDF, 3.79 MB
english, 2017
Conversion to is in progress
Conversion to is failed