![](/img/cover-not-exists.png)
[IEEE 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) - Hangzhou, China (2016.10.25-2016.10.28)] 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) - A 12.5Gbps dual loop quarter rate CDR using lock detecting technique in 55nm CMOS process
Yongsheng Wang,, Huaixin Xian,, Xinzhi Li,, Fengchang Lai,, Weijia Han,, Xiaowei Liu,Year:
2016
Language:
english
DOI:
10.1109/ICSICT.2016.7998760
File:
PDF, 839 KB
english, 2016