![](/img/cover-not-exists.png)
Compact Model for Double-Gate Tunnel FETs With Gate–Drain Underlap
Xu, Peng, Lou, Haijun, Zhang, Lining, Yu, Zhonghua, Lin, XinnanVolume:
64
Language:
english
Journal:
IEEE Transactions on Electron Devices
DOI:
10.1109/TED.2017.2762861
Date:
December, 2017
File:
PDF, 1.10 MB
english, 2017