A 65 nm CMOS 6-bit 20 GS/s Time-Interleaved DAC with...

  • Main
  • 2018
  • A 65 nm CMOS 6-bit 20 GS/s Time-Interleaved DAC with...
IEEE Transactions on Circuits and Systems II: Express Briefs 2018

A 65 nm CMOS 6-bit 20 GS/s Time-Interleaved DAC with Full-Binary Sub-DACs

Kim, Si-Nai, Kim, Woo-Cheol, Seo, Min-Jae, Ryu, Seung-Tak
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2018
Language:
english
Journal:
IEEE Transactions on Circuits and Systems II: Express Briefs
DOI:
10.1109/TCSII.2018.2809965
File:
PDF, 1.19 MB
english, 2018
Conversion to is in progress
Conversion to is failed