![](/img/cover-not-exists.png)
[IEEE 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS) - Bhopal, India (2017.12.18-2017.12.20)] 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS) - A Design Methodology for MOS Current Mode Logic VCO
Mondal, Abir J, Majudmer, Alak, Bhattacharyya, Bidyut KYear:
2017
Language:
english
DOI:
10.1109/iNIS.2017.45
File:
PDF, 499 KB
english, 2017