![](/img/cover-not-exists.png)
[IEEE 2017 Devices for Integrated Circuit (DevIC) - Kalyani, India (2017.3.23-2017.3.24)] 2017 Devices for Integrated Circuit (DevIC) - An efficient technique for low power fast locking PLL operating in minimized dead zone condition
Nanda, Umakanta, Acharya, Debiprasad PriyabrataYear:
2017
Language:
english
DOI:
10.1109/DEVIC.2017.8073978
File:
PDF, 543 KB
english, 2017