[IEEE 2017 Devices for Integrated Circuit (DevIC) - Kalyani, India (2017.3.23-2017.3.24)] 2017 Devices for Integrated Circuit (DevIC) - Parasitic fringe capacitance modeling of work function engineered double gate TFET

The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.

The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.

Note: Make sure you have linked your account to Z-Library Telegram bot.

The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.

Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.