Practical Design Verification || SystemVerilog and Vera in a verification flow
Pradhan, Dhiraj K., Harris, Ian G.Volume:
10.1017/CB
Year:
2009
Language:
english
DOI:
10.1017/CBO9780511626913.006
File:
PDF, 389 KB
english, 2009