![](/img/cover-not-exists.png)
PLL architecture with a composite PFD and variable loop filter
K.K., Abdul Majeed, Kailath, Binsu J.Volume:
12
Language:
english
Journal:
IET Circuits, Devices & Systems
DOI:
10.1049/iet-cds.2017.0336
Date:
May, 2018
File:
PDF, 4.14 MB
english, 2018