P-channel logic 2 T eDRAM macro with high retention bit architecture
Manisankar, Sivasundar, Chung, YeonbaeLanguage:
english
Journal:
International Journal of Circuit Theory and Applications
DOI:
10.1002/cta.2496
Date:
May, 2018
File:
PDF, 1.02 MB
english, 2018