High Speed and Efficient Area Optimal Ate Pairing Processor...

  • Main
  • 2018 / 6
  • High Speed and Efficient Area Optimal Ate Pairing Processor...
Microprocessors and Microsystems 2018 / 6

High Speed and Efficient Area Optimal Ate Pairing Processor Implementation over BN and BLS12 Curves on FPGA

Sghaier, Anissa, Zeghid, Medien, Ghammam, Loubna, Duquesne, Sylvain, Machhout, Mohsen, Ahmed, Hassan Yousif
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Language:
english
Journal:
Microprocessors and Microsystems
DOI:
10.1016/j.micpro.2018.06.001
Date:
June, 2018
File:
PDF, 2.48 MB
english, 2018
Conversion to is in progress
Conversion to is failed